

TL331B、TL391B および TL331 シングル・コンパレータ

1 特長

- 新しい **TL331B** と **TL391B**
- B バージョンの仕様を改善
 - 最大定格: 最大 38V
 - ESD 定格 (HBM): 2kV
 - 優れた逆電圧性能
 - 低入力オフセット: 0.37mV
 - 低入力バイアス電流: 3.5nA
 - 低消費電流: 430µA
 - 1µsec の短い応答時間
 - ピン配置が異なる **TL391B**
- TL331 をそのまま置き換えることができる改良された代替品 **TL331B** を提供
- 同相入力電圧範囲にはグランドが含まれる
- 差動入力電圧範囲が最大定格電源電圧と同じ: ±38V
- 低い出力飽和電圧
- TTL、MOS、CMOS 互換出力

2 アプリケーション

- ロボット掃除機
- 単相 UPS
- サーバー PSU
- コードレス電動工具
- ワイヤレス・インフラ
- 家電製品
- ビル・オートメーション
- ファクトリ・オートメーション / 制御
- モータ・ドライブ
- インフォテインメント / クラスター

3 概要

TL331B および **TL391B** デバイスは、業界標準の TL331 コンパレータの次世代バージョンです。これらの次世代デバイスは、コスト重視のアプリケーション向けに非常に手頃な価格で提供しています。小さいオフセット電圧、高い電源電圧への対応、小さい消費電流、小さい入力バイアス電流、小さい伝搬遅延、優れた 2kV の ESD 性能などの特長と、そのまま置き換えることができる利便性を兼ね備えています。**TL331B** は、TL331I と TL331K の両方のバージョンをそのまま置き換えることができる改良された代替品です。一方 **TL391B** は、競合デバイスを置き換えるために **TL331B** のピン配置を変更したデバイスです。

デュアル電源でも、2 つの電源間の差分が 2V~36V の範囲内であり、VCC が入力同相電圧より 1.5V 以上高ければ、動作可能です。消費電流は、電源電圧に依存しません。出力を他のオープン・コレクタ出力に接続し、ワイヤード AND 関係を構築できます。

製品情報

型番 ⁽¹⁾	パッケージ	本体サイズ (公称)
TL331、 TL331B、 TL391B	SOT-23 (5)	2.90mm × 1.60mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

ファミリ比較表

仕様	TL331B TL391B	TL331I	TL331K	単位
電源電圧	2~36	2~36	2~36	V
総電源電流 (5V~36V (最大値))	0.43	0.7	0.7	mA
温度範囲	-40~125	-40~85	-40~105	°C
ESD (HBM)	2000	1000	1000	V
オフセット電圧 (全温度範囲での最大値)	±4	±9	±9	mV
入力バイアス電流 (標準値 / 最大値)	3.5 / 25	25 / 250	25 / 250	nA
応答時間 (標準値)	1	1.3	1.3	µsec



このリソースの元の言語は英語です。翻訳は概要を便宜的に提供するもので、自動化ツール（機械翻訳）を使用していることがあり、TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、ti.com で必ず最新の英語版をご参照くださいますようお願いいたします。

Table of Contents


1 特長.....	1	6.12 Typical Characteristics, TL331 and TL331K.....	8
2 アプリケーション.....	1	6.13 Typical Characteristics, TL331B and TL391B.....	9
3 概要.....	1	7 Detailed Description.....	15
4 Revision History.....	2	7.1 Overview.....	15
5 Pin Configuration and Functions.....	3	7.2 機能ブロック図.....	15
Pin Functions.....	3	7.3 Feature Description.....	15
6 Specifications.....	4	7.4 Device Functional Modes.....	15
6.1 Absolute Maximum Ratings, TL331 and TL331K.....	4	8 Application and Implementation.....	16
6.2 Absolute Maximum Ratings, TL331B and TL391B.....	4	8.1 Application Information.....	16
6.3 ESD Ratings, TL331 and TL331K.....	5	8.2 Typical Application.....	16
6.4 ESD Ratings, TL331B and TL391B.....	5	9 Device and Documentation Support.....	19
6.5 Recommended Operating Conditions, TL331 and TL331K.....	5	9.1 Documentation Support.....	19
6.6 Recommended Operating Conditions, TL331B and TL391B.....	5	9.2 Receiving Notification of Documentation Updates.....	19
6.7 Thermal Information.....	5	9.3 サポート・リソース.....	19
6.8 Electrical Characteristics, TL331B and TL391B.....	6	9.4 Trademarks.....	19
6.9 Switching Characteristics, TL331B and TL391B.....	6	9.5 静電気放電に関する注意事項.....	19
6.10 Electrical Characteristics, TL331 and TL331K.....	7	9.6 用語集.....	19
6.11 Switching Characteristics, TL331 and TL331K.....	7	10 Mechanical, Packaging, and Orderable Information.....	20

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


Changes from Revision J (November 2020) to Revision K (September 2023)	Page
• Added link to application note.....	16
<hr/>	
Changes from Revision I (August 2020) to Revision J (November 2020)	Page
• 全体にわたって TL331B と TL391B の最小推奨電源電圧を 2V に変更.....	1
• ファミリ比較表の「B」、「K」、「I」バージョンの電源電圧を訂正.....	1
• Updated Supply Voltage vs Supply Current Typical Graph for 2V.....	9
<hr/>	
Changes from Revision H (April 2020) to Revision I (August 2020)	Page
• 文書全体にわたって表、図、相互参照の採番方法を更新.....	1
• Added "B" device Typical Char graphs.....	9
<hr/>	
Changes from Revision G (January 2015) to Revision H (April 2020)	Page
• TL331B と TL391B の表とピン配置を追加、APL 用の新しい B デバイスのために先頭ページを更新.....	1
• Added Input current, I_{IK} in <i>Absolute Maximum Ratings</i>	4
• Changed incorrect TL331 and TL331K Temp Ranges in <i>Recommended Operating Conditions</i>	5
• Changed text from: open-drain output to: open-collector output	15
• Removed sentence: This enables much head room for modern day supplies of 3.3 V and 5.0 V.	15
• Changed the text 'The output NPN will sink current when the positive input voltage is higher than the negative input voltage and the offset voltage' to 'The output NPN will sink current when the negative input voltage is higher than the positive input voltage and the offset voltage.'	15
• Changed Output Current specifications from: to: in <i>Design Parameters</i>	16
• Changed first paragraph of the <i>Response Time</i> section	17
• Added <i>Receiving Notification of Documentation Updates</i> section and <i>Community Resources</i> section.....	19

5 Pin Configuration and Functions



Note reversed inputs compared to similar common pinout

图 5-1. TL331, TL331B DBV Package, 5-Pin SOT-23, Top View



Note reversed inputs compared to similar common pinout

图 5-2. TL391B DBV Package, 5-Pin SOT-23, Top View

Pin Functions

PIN			TYPE	DESCRIPTION
	TL331, TL331B	TL391B		
NAME	NO.	NO.		
IN+	3	4	I	Positive Input
IN-	1	3	I	Negative Input
OUT	4	1	O	Open Collector/Drain Output
V _{CC}	5	5	—	Power Supply Input
GND	2	2	—	Ground

6 Specifications

6.1 Absolute Maximum Ratings, TL331 and TL331K

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾	0	36	V
V _{ID}	Differential input voltage ⁽³⁾	-36	36	V
V _I	Input voltage range (either input)	-0.3	36	V
V _O	Output voltage	0	36	V
I _O	Output current	0	20	mA
	Duration of output short-circuit to ground ⁽⁴⁾	Unlimited		
I _{IK}	Input current ⁽⁵⁾	-50		
T _J	Operating virtual junction temperature	-40	150	°C
T _{stg}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential voltages, are with respect to the network ground.
- (3) Differential voltages are at IN+ with respect to IN-.
- (4) Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.
- (5) Input current flows thorough parasitic diode to ground and will turn on parasitic transistors that will increase ICC and may cause output to be incorrect. Normal operation resumes when input current is removed.

6.2 Absolute Maximum Ratings, TL331B and TL391B

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾	-0.3	38	V
V _{ID}	Differential input voltage ⁽³⁾	-38	38	V
V _I	Input voltage range (either input)	-0.3	38	V
V _O	Output voltage	-0.3	38	V
I _O	Output current	20		
	Duration of output short-circuit to ground ⁽⁴⁾	Unlimited		
I _{IK}	Input current ⁽⁵⁾	-50		
T _J	Operating virtual junction temperature	-40	150	°C
T _{stg}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential voltages, are with respect to the network ground.
- (3) Differential voltages are at IN+ with respect to IN-.
- (4) Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.
- (5) Input current flows thorough parasitic diode to ground and will turn on parasitic transistors that will increase ICC and may cause output to be incorrect. Normal operation resumes when input current is removed.

6.3 ESD Ratings, TL331 and TL331K

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 1000
		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	± 750

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.4 ESD Ratings, TL331B and TL391B

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 2000
		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	± 750

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.5 Recommended Operating Conditions, TL331 and TL331K

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2	36	V
T_J	Junction temperature, TL331	-40	85	°C
T_J	Junction temperature, TL331K	-40	105	°C

6.6 Recommended Operating Conditions, TL331B and TL391B

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2	36	V
T_J	Junction temperature	-40	125	°C

6.7 Thermal Information

THERMAL METRIC ⁽¹⁾	TL331, TL331K	TL331B, TL391B	UNIT	
	DBV (SOT-23)	DBV (SOT-23)		
	5 PINS	5 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	218.3	211.7	°C/W
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	87.3	133.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44.9	79.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	4.3	56.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	44.1	79.6	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.8 Electrical Characteristics, TL331B and TL391B

$V_S = 5 \text{ V}$, $V_{CM} = (V-) ; T_A = 25^\circ\text{C}$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IO}	Input offset voltage	$V_S = 5 \text{ to } 36\text{V}$	-2.5	± 0.37	2.5	mV
		$V_S = 5 \text{ to } 36\text{V}, T_A = -40^\circ\text{C to } +125^\circ\text{C}$	-4		4	
I_B	Input bias current			-3.5	-25	nA
		$T_A = -40^\circ\text{C to } +125^\circ\text{C}$			-50	nA
I_{OS}	Input offset current		-10	± 0.5	10	nA
		$T_A = -40^\circ\text{C to } +125^\circ\text{C}$	-25		25	nA
V_{CM}	Input voltage range	$V_S = 3 \text{ to } 36\text{V}$	(V-) - 0.1	(V+) - 1.5		V
		$V_S = 3 \text{ to } 36\text{V}, T_A = -40^\circ\text{C to } +125^\circ\text{C}$	(V-) - 0.05	(V+) - 2.0		V
A_{VD}	Large signal differential voltage amplification	$V_S = 15\text{V}, V_O = 1.4\text{V to } 11.4\text{V}; R_L \geq 15\text{k to } (V+)$	50	200		V/mV
V_{OL}	Low level output Voltage {swing from (V-)}	$I_{SINK} \leq 4\text{mA}, V_{ID} = -1\text{V}$		110	400	mV
		$I_{SINK} \leq 4\text{mA}, V_{ID} = -1\text{V}$ $T_A = -40^\circ\text{C to } +125^\circ\text{C}$			550	mV
I_{OH-LKG}	High-level output leakage current	$(V+) = V_O = 5 \text{ V}; V_{ID} = 1\text{V}$		0.1	20	nA
I_{OH-LKG}	High-level output leakage current	$(V+) = V_O = 36\text{V}; V_{ID} = 1\text{V}; T_A = -40^\circ\text{C to } +125^\circ\text{C}$			1000	nA
I_{OL}	Low level output current	$V_{OL} = 1.5\text{V}; V_{ID} = -1\text{V}; V_S = 5\text{V}$	6	18		mA
I_Q	Quiescent current	$V_S = 5 \text{ V, no load}$		210	330	μA
		$V_S = 36 \text{ V, no load, } T_A = -40^\circ\text{C to } +125^\circ\text{C}$		275	430	μA

6.9 Switching Characteristics, TL331B and TL391B

$V_S = 5\text{V}$, V_O PULLUP = 5V, $V_{CM} = V_S/2$, $C_L = 15\text{pF}$, $R_L = 5.1\text{k Ohm}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{response}$	Propagation delay time, high-to-low; Small scale input signal (1)	Input overdrive = 5mV, Input step = 100mV		1000		ns
$t_{response}$	Propagation delay time, high-to-low; TTL input signal (1)	TTL input with $V_{ref} = 1.4\text{V}$		300		ns

(1) High-to-low and low-to-high refers to the transition at the input.

6.10 Electrical Characteristics, TL331 and TL331K

at specified free-air temperature, $V_{CC} = 5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS ⁽¹⁾	T_A ⁽³⁾	MIN	TYP	MAX	UNIT
V_{IO} Input offset voltage	$V_{CC} = 5$ V to 30 V, $V_O = 1.4$ V, $V_{IC} = V_{IC(min)}$	25°C		2	5	mV
		Full range			9	
I_{IO} Input offset current	$V_O = 1.4$ V	25°C		5	50	nA
		Full range			250	
I_{IB} Input bias current	$V_O = 1.4$ V	25°C		-25	-250	nA
		Full range			-400	
V_{ICR} Common-mode input voltage range ⁽²⁾		Full range	0 to $V_{CC} - 1.5$			V
A_{VD} Large-signal differential voltage amplification	$V_{CC} = 15$ V, $V_O = 1.4$ V to 11.4 V, $R_L \geq 15$ kΩ to V_{CC}	25°C	50	200		V/mV
I_{OH} High-level output current	$V_{OH} = 5$ V, $V_{ID} = 1$ V	25°C		0.1	50	nA
	$V_{OH} = 30$ V, $V_{ID} = 1$ V	Full range			1	μA
V_{OL} Low-level output voltage	$I_{OL} = 4$ mA, $V_{ID} = -1$ V	25°C		150	400	mV
		Full range			700	
I_{OL} Low-level output current	$V_{OL} = 1.5$ V, $V_{ID} = -1$ V	25°C	6			mA
I_{CC} Supply current	$R_L = \infty$, $V_{CC} = 5$ V	25°C		0.4	0.7	mA

(1) All characteristics are measured with zero common-mode input voltage, unless otherwise specified.

(2) The voltage at either input or common-mode should not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is $V_{CC+} - 1.5$ V, but either or both inputs can go to 30 V without damage.

(3) Full range T_A is -40°C to +85°C for I-suffix devices and -40°C to +105°C for K-suffix devices.

6.11 Switching Characteristics, TL331 and TL331K


$V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
Response time	R_L connected to 5 V through 5.1 kΩ, $C_L = 15$ pF ⁽¹⁾ ⁽²⁾	100-mV input step with 5-mV overdrive	1.3
		TTL-level input step	0.3

(1) C_L includes probe and jig capacitance.

(2) The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

6.12 Typical Characteristics, TL331 and TL331K



6.13 Typical Characteristics, TL331B and TL391B

$T_A = 25^\circ\text{C}$, $V_S = 5 \text{ V}$, $R_{PULLUP} = 5.1\text{k}$, $C_L = 15 \text{ pF}$, $V_{CM} = 0 \text{ V}$, $V_{UNDERDRIVE} = 100 \text{ mV}$, $V_{OVERDRIVE} = 100 \text{ mV}$ unless otherwise noted.




図 6-4. Supply Current vs. Supply Voltage




図 6-5. Total Supply Current vs. Input Voltage at 3V




図 6-6. Total Supply Current vs. Input Voltage at 3.3V




図 6-7. Total Supply Current vs. Input Voltage at 5V




図 6-8. Total Supply Current vs. Input Voltage at 12V




図 6-9. Total Supply Current vs. Input Voltage at 36V

6.13 Typical Characteristics, TL331B and TL391B (continued)

$T_A = 25^\circ\text{C}$, $V_S = 5 \text{ V}$, $R_{\text{PULLUP}} = 5.1\text{k}$, $C_L = 15 \text{ pF}$, $V_{\text{CM}} = 0 \text{ V}$, $V_{\text{UNDERDRIVE}} = 100 \text{ mV}$, $V_{\text{OVERDRIVE}} = 100 \text{ mV}$ unless otherwise noted.




図 6-10. Input Bias Current vs. Supply Voltage




図 6-11. Input Bias Current vs. Input Voltage at 5V




図 6-12. Input Bias Current vs. Input Voltage at 12V




図 6-13. Input Bias Current vs. Input Voltage at 36V




図 6-14. Input Offset Voltage vs. Supply Voltage at -40°C




図 6-15. Input Offset Voltage vs. Supply Voltage at 25°C

6.13 Typical Characteristics, TL331B and TL391B (continued)

$T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $R_{\text{PULLUP}} = 5.1\text{k}$, $C_L = 15\text{ pF}$, $V_{\text{CM}} = 0\text{ V}$, $V_{\text{UNDERDRIVE}} = 100\text{ mV}$, $V_{\text{OVERDRIVE}} = 100\text{ mV}$ unless otherwise noted.




図 6-16. Input Offset Voltage vs. Supply Voltage at 85°C




図 6-17. Input Offset Voltage vs. Supply Voltage at 125°C




図 6-18. Input Offset Voltage vs. Temperature at 3V




図 6-19. Input Offset Voltage vs. Temperature at 5V




図 6-20. Input Offset Voltage vs. Temperature at 12V




図 6-21. Input Offset Voltage vs. Temperature at 36V

6.13 Typical Characteristics, TL331B and TL391B (continued)

$T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $R_{PULLUP} = 5.1\text{k}$, $C_L = 15\text{ pF}$, $V_{CM} = 0\text{ V}$, $V_{UNDERDRIVE} = 100\text{ mV}$, $V_{OVERDRIVE} = 100\text{ mV}$ unless otherwise noted.




图 6-22. Output Low Voltage vs. Output Sinking Current at 3V




图 6-23. Output Low Voltage vs. Output Sinking Current at 5V




图 6-24. Output Low Voltage vs. Output Sinking Current at 12V




图 6-25. Output Low Voltage vs. Output Sinking Current at 36V




图 6-26. Output High Leakage Current vs. Temperature at 5V




图 6-27. Output High Leakage Current vs. Temperature at 36V

6.13 Typical Characteristics, TL331B and TL391B (continued)

$T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $R_{PULLUP} = 5.1\text{k}$, $C_L = 15\text{ pF}$, $V_{CM} = 0\text{ V}$, $V_{UNDERDRIVE} = 100\text{ mV}$, $V_{OVERDRIVE} = 100\text{ mV}$ unless otherwise noted.




图 6-28. High to Low Propagation Delay vs. Input Overdrive Voltage, 5V




图 6-29. Low to High Propagation Delay vs. Input Overdrive Voltage, 5V




图 6-30. High to Low Propagation Delay vs. Input Overdrive Voltage, 12V




图 6-31. Low to High Propagation Delay vs. Input Overdrive Voltage, 12V




图 6-32. High to Low Propagation Delay vs. Input Overdrive Voltage, 36V





图 6-33. Low to High Propagation Delay vs. Input Overdrive Voltage, 36V

6.13 Typical Characteristics, TL331B and TL391B (continued)

$T_A = 25^\circ\text{C}$, $V_S = 5 \text{ V}$, $R_{PULLUP} = 5.1\text{k}$, $C_L = 15 \text{ pF}$, $V_{CM} = 0 \text{ V}$, $V_{UNDERDRIVE} = 100 \text{ mV}$, $V_{OVERDRIVE} = 100 \text{ mV}$ unless otherwise noted.



7 Detailed Description


7.1 Overview

The TL331 family is a single comparator with the ability to operate up to 36 V on the supply pin. This standard device has proven ubiquity and versatility across a wide range of applications. This is due to its very wide supply voltages range (2 V to 36 V), low I_Q , and fast response.

The open-collector output allows the user to configure the output's logic low voltage (V_{OL}) and can be utilized to enable the comparator to be used in AND functionality.

The TL331B and TL391B are performance upgrades to standard TL331 using the latest process technologies allowing for lower offset voltages, lower input bias and supply currents and faster response time over an extended temperature range. The TL331B can drop-in replace the "I" or "K" versions of TL331. The TL391B is an alternate pinout for replacing competitive devices.

7.2 機能ブロック図



表記の電流値は公称値です。

7.3 Feature Description

TL331x family consists of a PNP Darlington pair input, allowing the device to operate with very high gain and fast response with minimal input bias current. The input Darlington pair creates a limit on the input common mode voltage capability, allowing TL331x to accurately function from ground to $V_{CC} - 1.5$ V differential input.

The output consists of an open collector NPN (pull-down or low side) transistor. The output NPN will sink current when the negative input voltage is higher than the positive input voltage and the offset voltage. The V_{OL} is resistive and will scale with the output current. Please see [図 6-3](#) for V_{OL} values with respect to the output current.

7.4 Device Functional Modes

7.4.1 Voltage Comparison

The TL331x operates solely as a voltage comparator, comparing the differential voltage between the positive and negative pins and outputting a logic low or high impedance (logic high with pull-up) based on the input differential polarity.

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

TL331x will typically be used to compare a single signal to a reference or two signals against each other. Many users take advantage of the open drain output to drive the comparison logic output to a logic voltage level to an MCU or logic device. The wide supply range and high voltage capability makes TL331x optimal for level shifting to a higher or lower voltage.

8.2 Typical Application




図 8-1. Typical Application Schematic

8.2.1 Design Requirements

For this design example, use the parameters listed in 表 8-1 as the input parameters.

表 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input Voltage Range	0 V to $V_{CC} - 1.5$ V
Supply Voltage	2 V to 36 V
Logic Supply Voltage (R_{PULLUP} Voltage)	2 V to 36 V
Output Current (V_{LOGIC}/R_{PULLUP})	1 μ A to 4 mA
Input Overdrive Voltage	100 mV
Reference Voltage	2.5 V
Load Capacitance (C_L)	15 pF

8.2.2 Detailed Design Procedure

When using TL331x in a general comparator application, determine the following:

- Input voltage range
- Minimum overdrive voltage
- Output and drive current
- Response time

8.2.2.1 Input Voltage Range

When choosing the input voltage range, the input common mode voltage range (V_{ICR}) must be taken into account. If temperature operation is above or below 25°C the V_{ICR} can range from 0 V to $V_{CC} - 1.5$ V. This limits

the input voltage range to as high as $V_{CC} - 1.5$ V and as low as 0 V. Operation outside of this range can yield incorrect comparisons.

Below is a list of input voltage situation and their outcomes:

1. When both IN- and IN+ are both within the common mode range:
 - a. If IN- is higher than IN+ and the offset voltage, the output is low and the output transistor is sinking current
 - b. If IN- is lower than IN+ and the offset voltage, the output is high impedance and the output transistor is not conducting
2. When IN- is higher than common mode and IN+ is within common mode, the output is low and the output transistor is sinking current
3. When IN+ is higher than common mode and IN- is within common mode, the output is high impedance and the output transistor is not conducting
4. When IN- and IN+ are both higher than common mode, see Section 2 of [Application Note](#)

8.2.2.2 Minimum Overdrive Voltage

Overdrive Voltage is the differential voltage produced between the positive and negative inputs of the comparator over the offset voltage (V_{IO}). In order to make an accurate comparison the Overdrive Voltage (V_{OD}) should be higher than the input offset voltage (V_{IO}). Overdrive voltage can also determine the response time of the comparator, with the response time decreasing with increasing overdrive. [図 8-2](#) and [図 8-3](#) show positive and negative response times with respect to overdrive voltage.

8.2.2.3 Output and Drive Current

Output current is determined by the load/pull-up resistance and logic/pull-up voltage. The output current will produce a output low voltage (V_{OL}) from the comparator. In which V_{OL} is proportional to the output current. Use [図 6-3](#) to determine V_{OL} based on the output current.

The output current can also effect the transient response. More is explained in the next section.

8.2.2.4 TL331B & TL391B ESD Protection

The "B" versions add dedicated ESD protections on all the pins for improved ESD performance. Please see Application Note [SNOAA35](#) for more information.


8.2.2.5 Response Time

Response time is a function of input over drive. See [セクション 8.2.3](#) for typical response times. The rise and fall times can be determined by the load capacitance (C_L), load/pullup resistance (R_{PULLUP}), and equivalent collector-emitter resistance (R_{CE}).

- The rise time (τ_R) is approximately $\tau_R \sim R_{PULLUP} \times C_L$
- The fall time (τ_F) is approximately $\tau_F \sim R_{CE} \times C_L$
 - R_{CE} can be determined by taking the slope of [図 6-3](#) in its linear region at the desired temperature, or by dividing the V_{OL} by I_{out}

8.2.3 Application Curves

The following curves were generated with 5 V on V_{CC} and V_{Logic} , $R_{PULLUP} = 5.1 \text{ k}\Omega$, and 50 pF scope probe.



8.2.4 Power Supply Recommendations

For fast response and comparison applications with noisy or AC inputs, it is recommended to use a bypass capacitor on the supply pin to reject any variation on the supply voltage. This variation can eat into the comparator's input common mode range and create an inaccurate comparison.

8.2.5 Layout

8.2.5.1 Layout Guidelines

For accurate comparator applications without hysteresis it is important maintain a stable power supply with minimized noise and glitches, which can affect the high level input common mode voltage range. In order to achieve this, it is best to add a bypass capacitor between the supply voltage and ground. This should be implemented on the positive power supply and negative supply (if available). If a negative supply is not being used, do not put a capacitor between the IC's GND pin and system ground.

8.2.5.2 Layout Example




图 8-4. TL331 Layout Example

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

Application Design Guidelines for LM339, LM393, TL331 Family Comparators - SNOAA35

Analog Engineers Circuit Cookbook: Amplifiers (See Comparators section) - SLYY137

Precision Design, Comparator with Hysteresis Reference Design- TIDU020

Window comparator circuit - SBOA221

Reference Design, Window Comparator Reference Design- TIPD178

Comparator with and without hysteresis circuit - SBOA219

Inverting comparator with hysteresis circuit - SNOA997

Non-Inverting Comparator With Hysteresis Circuit - SBOA313

Zero crossing detection using comparator circuit - SNOA999

PWM generator circuit - SBOA212

How to Implement Comparators for Improving Performance of Rotary Encoder in Industrial Drive Applications - SNOAA41

A Quad of Independently Func Comparators - SNOA654

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。



ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

テキサス・インスツルメンツ用語集

この用語集には、用語や略語の一覧および定義が記載されています。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TL331BIDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	331B	Samples
TL331IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(T1I8, T1IG, T1IL, T1IS)	Samples
TL331IDBVRE4	LIFEBUY	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(T1I8, T1IG)	
TL331IDBVRG4	LIFEBUY	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(T1I8, T1IG)	
TL331IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(T1I8, T1IG, T1IL, T1IU)	Samples
TL331IDBVTG4	LIFEBUY	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T1IG	
TL331KDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 105	(T1K8, T1KG, T1KJ, T1KL)	Samples
TL331KDBVRG4	LIFEBUY	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	(T1K8, T1KG, T1KJ, T1KL)	
TL331KDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 105	(T1K8, T1KG, T1KJ, T1KL)	Samples
TL391BIDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	391B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



OTHER QUALIFIED VERSIONS OF TL331, TL331B, TL391B :

- Automotive : [TL331-Q1](#), [TL331B-Q1](#), [TL391B-Q1](#)
- Enhanced Product : [TL331-EP](#)

NOTE: Qualified Version Definitions:


- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

TAPE AND REEL INFORMATION




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL331BIDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TL331IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TL331IDBVRG4	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331IDBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TL331IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331IDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL331IDBVVTG4	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL331IDBVVTG4	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331KDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL331KDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331KDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331KDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL391BIDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL331BIDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TL331IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TL331IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TL331IDBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
TL331IDBVRG4	SOT-23	DBV	5	3000	210.0	185.0	35.0
TL331IDBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
TL331IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TL331IDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TL331IDBVVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0
TL331IDBVVTG4	SOT-23	DBV	5	250	210.0	185.0	35.0
TL331KDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TL331KDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TL331KDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TL331KDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TL391BIDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0


PACKAGE OUTLINE

DBV0005A



SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/J 02/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/J 02/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/J 02/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TIは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Webツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかわらず拒否します。

これらのリソースは、TI製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1)お客様のアプリケーションに適したTI製品の選定、(2)お客様のアプリケーションの設計、検証、試験、(3)お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているTI製品を使用するアプリケーションの開発の目的でのみ、TIはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TIや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TIおよびその代理人を完全に補償するものとし、TIは一切の責任を拒否します。

TIの製品は、[TIの販売条件](#)、または[ti.com](#)やかかるTI製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TIがこれらのリソースを提供することは、適用されるTIの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated