

DIGITAL AUDIO PROCESSOR WITH ANALOG INTERFACE

Check for Samples: TAS3308

FEATURES

- Digital Audio Processor
 - Fully Programmable With the Graphical,
 Drag-and-Drop PurePath Studio™ Software
 Development Environment
 - 135-MHz Operation 48-Bit Data Path With 76-Bit Accumulator
 - Hardware Single-Cycle Multiplier (28 × 48)
 - Five Simultaneous Operations Per Clock Cycle
 - Usable 1k Data RAM Words (48 Bit), Usable 1k Coefficient RAM (28 Bit)
 - Usable 2.8k Program RAM
 - 360 ms at 48 kHz, 17k Words 24-Bit Delay Memory
 - Slave Mode F_s is 32.44.1 and 48 kHz With Auto Sample Rate Detection
 - Master Mode F_s is 48 kHz
- Analog Audio Input/Output
 - 10:1 Stereo Analog Input MUX
 - Stereo Analog Pass-Through Channel
 - Stereo, Single-Ended ADC (100 dB DNR Typical)
 - Six Differential PWM Outputs (105 dB DNR Typical)
 - PurePath[™] Digital Technology Minimizes
 Pop/Click
 - Fourth Order Chaotic Noise Shaper With Non-Linear Correction


- Digital Audio Input/Output
 - Three Synchronous Serial Audio Inputs (Six Channels)
 - Two Synchronous Serial Audio Outputs (Four Channels)
 - Input and Output Data Formats: 16-, 20-, or 24-Bit Data Left, Right, and I²S
 - S/PDIF Transmitter
- System Control Processor
 - Embedded 8051 WARP Microprocessor
 - Programmable Using Standard 8051 C Compilers
 - Four Programmable GPIO pins
- General Features
 - Two I²C Ports for Slave or Master Download
 - Single 3.3-V Power Supply
 - Integrated Regulators

APPLICATIONS

- · Flat-Screen Televisions
- MP3 Player/Music Phone Docks
- Speaker Bars
- Mini/Micro-Component Systems
- Automotive Head Units
- Musical Instruments







DESCRIPTION

The TAS3308 is a highly-integrated audio system-on-chip (SOC) consisting of a fully-programmable 48-bit digital audio processor, 10:1 stereo analog input MUX, stereo ADC, six PWM output channels, and other analog functionality. The TAS3308 is programmable with the graphical PurePath Studio™ and suite of DSP code development software. PurePath Studio™ is a highly intuitive, drag-and-drop development environment that minimizes software development effort while allowing the end user to utilize the power and flexibility of the TAS3308's digital audio processing core.

TAS3308 processing capability includes speaker equalization and cross over, volume/bass/treble control, signal mixing/MUXing/splitting, delay compensation, dynamic range compression, and many other basic audio functions. Audio functions such as matrix decoding, stereo widening, surround sound virtualization and psychoacoustic bass boost are also available with either third-party or TI royalty-free algorithms.

The TAS3308 contains a custom-designed, fully-programmable 135-MHz, 48-bit digital audio processor. A 76-bit accumulator ensures that the high precision necessary for quality digital audio is maintained during arithmetic operations.

A stereo 100-dB DNR ADC and six 105-dB DNR PWM output channels ensure that high quality audio is maintained through the whole signal chain. The PWM outputs utilize TI's PurePath Digital PWM technology and seamlessly interface with TI's extensive line of PWM input class D audio amplifiers.

Ordering Information

T _A	PAC	CKAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
0°C to 70°C	TQFP – PZT	Tray	TAS3308PZT	TAS3308PZT		
0 C 10 70 C	TQFP - PZT	Tape and reel	TAS3308PZTR	1AS3306PZ1		


(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

Submit Documentation Feedback



The TAS3308 comprises nine functional blocks:

- Analog input/MUX/stereo ADC
- Three stereo PWM output for speaker/headphone/stereo
- Line driver outputs
- · Clock, digital PLL, analog PLL, serial data interface, and auto-detect system
- Serial control interface/device control
- · Audio DSP digital audio processing
- 8051 device controller
- Power supply
- · Internal references





APPLICATION INFORMATION




Figure 1. Peripheral Connections



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
DVDD						
AVDD	Supply voltage range		-0.5	3.8	V	
DVDD_PWM						
		3.3 V TTL	-0.5	VDDS + 0.5		
V	Innut voltage range	3.3 V LVCMOS	-0.5	VDDS + 0.5	V	
Vı	Input voltage range	3.3 V analog	-0.5	AVDDS + 0.5	V	
		1.8 V LVCMOS	-0.5	AVDD ⁽²⁾ + 0.5		
Vo		3.3 V TTL	-0.5	VDDS + 0.5		
		3.3 V LVCMOS	-0.5	VDDS + 0.5		
	Output voltage range	3.3 V analog	-0.5	AVDDS + 0.5	V	
		4.0.7/1.7/04/00	-0.5	DVDD ⁽³⁾ + 0.5		
		1.8 V LVCMOS	-0.5	AVDD ⁽⁴⁾ + 0.5		
I _{IK}	Input clamp current	V _I < 0 or V _I > DVDD		±20	mA	
I _{OK}	Output clamp current	V _O < 0 or V _O > DVDD		±20	mA	
T _{stg}	Storage temperature range	-65	150	°C		

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operation conditions is not implied. Exposure to absolute-maximum conditions for extended periods may affect device reliability.
- (2) AVDD is an internal 1.8-V supply derived from a regulator in the TAS3308 chip. Pin XTAL_IN is the only TAS3308 input that is referenced to this 1.8-V logic supply. The absolute maximum rating listed is for reference; only a crystal should be connected to XTAL_IN.
- (3) DVDD is an internal 1.8-V supply derived from regulators in the TAS3308 chip. DVDD is routed to DVDD_BYPASS_CAP to provide access to external filter capacitors, but should not be used to source power to external devices.
- (4) Pin XTAL_OUT is the only TAS3308 output that is derived from the internal 1.8-V logic supply AVDD. The absolute maximum rating listed is for reference; only a crystal should be connected to XTAL_OUT. AVDD is also routed to AVDD_BYPASS_CAP to provide access to external filter capacitors, but should not be used to source power to external devices.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MEASUREMENTS	MIN	NOM	MAX	UNIT
DVDD	Digital supply voltage		3	3.3	3.6	V
AVDD	Analog supply voltage	3.3 V analog	3	3.3	3.6	V
DVDD_PWM	PWM supply voltage	3.3 V PWM	3	3.3	3.6	V
		3.3 V TTL	2			
V _{IH} High-lev	High-level input voltage	3.3 V LVCMOS (I ² C)	$0.7 \times V_{DDS}$			V
		1.8 V LVCMOS (XTAL_IN)	1.26			
		3.3 V TTL			0.8	
V _{IL}	Low-level input voltage	3.3 V LVCMOS (I ² C)	0		$0.3 \times V_{DDS}$	V
		1.8 V LVCMOS (XTAL_IN)			0.54	
т	Operating ambient air temperature	Specifying parametrics	0	25	70	°C
T _A	Operating ambient air temperature	Specifying functions	-20	25	70	C
T_{J}	Junction temperature		0		96	°C

Product Folder Link(s): TAS3308



ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MEASUREMENT	TEST CONDITIONS	MIN	MAX	UNITS	
		3.3 V TTL	$I_{OH} = -4 \text{ mA}$	2.4			
V_{OH}	High-level output voltage	3.3 V LVCMOS (I ² C)	$I_{OH} = -0.10 \text{ mA}$	V _{DDS} - 0.2		V	
VOH	riigiriever oatput voitage	1.8 V LVCMOS (XTAL_OUT)	I _{OH} = -0.6 mA	1.197		v	
		3.3 V TTL	I _{OL} = 4 mA		0.5		
V_{OL}	Low-level output voltage	3.3 V LVCMOS (I ² C)	I _{OL} = 0.10 mA		0.2	V	
VOL	Low level output voltage	1.8 V LVCMOS (XTAL_OUT)	I _{OL} = 1.8 mA		0.585	v	
	High-impedance output	3.3 V TTL			±20		
l _{OZ}	current	3.3 V LVCMOS (I ² C)	Driver only, driver disable		±20	μΑ	
	Low-level input current	3.3 V TTL	$V_I = V_{IL}$		±1		
I _{IL} (1)		3.3 V LVCMOS (I ² C)	V _I = V _{IL} , Receiver only		±1	μA	
'IL		1.8 V LVCMOS (XTAL_IN)	$V_I = V_{IL}$		±1	μπ	
(0)		1.8 V LVCMOS (XTAL_IN)	$V_{I} = V_{IH}$		±1		
I _{IH} (2)	High-level input current	3.3 V LVCMOS (I ² C)	V _I = V _{IH} , Receiver only		±1	μΑ	
		3.3 V TTL	$V_I = V_{IH}$		±1		
I _{DVDD}	Digital supply current		DSP clock = 135 MHz LRCLKIN/LRCLKOUT = 48 KHz, XTALI = 24.576 MHz		160	mA	
I _{AVDD}	Analog supply current		DSP clock = 135 MHz LRCLKIN/LRCLKOUT = 48 KHz, XTALI = 24.576 MHz		40	mA	
I_{DVDD}	Digital supply current		RESET = LOW		100	mA	
I _{AVDD}	Analog supply current		RESET = LOW		10	mA	

⁽¹⁾ Value given is for those input pins that connect to an internal pullup resistor as well as an input buffer. For inputs that have a pulldown resistor or no resistor, I_{IL} is ±1 μA.

Submit Documentation Feedback

Value given is for those input pins that connect to an internal pulldown resistor as well as an input buffer. For inputs that have a pullup resistor or no resistor, I_{IH} is ±1 μA.

www.ti.com 11-Jan-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TAS3308PZT	LIFEBUY	TQFP	PZT	100	90	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 70	TAS3308PZT	
TAS3308PZTR	ACTIVE	TQFP	PZT	100	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 70	TAS3308PZT	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Oct-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS3308PZTR	TQFP	PZT	100	1000	330.0	24.4	17.0	17.0	1.5	20.0	24.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Oct-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TAS3308PZTR	TQFP	PZT	100	1000	350.0	350.0	43.0	



www.ti.com 5-Oct-2022

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
TAS3308PZT	PZT	TQFP	100	90	6 X 15	150	315	135.9	7620	20.3	15.4	15.45

PZT (S-PQFP-G100)

PLASTIC QUAD FLATPACK

1



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated