

Interfacing AC97 Codec to TMS320C5402

Francis Kua

TI (Singapore) CAC

ABSTRACT

This application report describes the use of TMS320C5402 DSP to interface to Sigmatel STAC9721 AC97 Codec. In the AC97 interface standard, the codec will supply a BITCLK to a digital controller for it to generate a Frame Sync (FSYNC) that is synchronized to the received BITCLK. The digital controller in this context is the TMS320C5402 DSP, and FSYNC is generated from the Sample Rate Generator (SRG) within the DSP. Unlike TMS320C5410, the input clock to the SRG can be selected between CPU clock and external clock (through the CLKS pin). C5402 does not allow the external input clock. The reason is the lack of CLKS pin. In view of this, the generated FSYNC may not be synchronized to the received BITCLK. The walk-around to this issue is to supply a common clock to both the DSP and the codec. There will be a CLKS pin multiplexed with CLKR/CLKX in Revision C silicon. The bug on the CLKIN pin of C5402 limits the maximum input clock to 1.8 V. This problem was overcome by a level shifter.

An AC97 frame format consists of one 16-bit command tag and twelve 20-bit data lots. This corresponds to 256 bits/frame, and the codec has an operating sampling frequency of 48 Khz. However, this codec only implements 4 out of the 12 data slots. Hence, the McBSP is programmed to be dual-phase, with each phase corresponding to the codec frame format. Since one data frame consists of multiple elements, the DMA is used to facilitate the data transfer. In addition to normal data transfer, the DMA is also being used for the initialization phase.

The initial test was carried out to verify the timings between the interface. This was verified using logic analyzer and digital scope. Next, the registers of the codec were written with some known values, and a read-back operation was performed. Finally, an audio source was injected to the Line-In and was routed to Line-Out through the DSP. With positive results for the above two tests, the operationally of the interface was proven to be working.

Contents

1	Introduction	2
	1.1 AC97 Frame Format	2
2	System Block Diagram	3
3	Initialization of McBSP and DMA	4
4	Setting Up of Interrupt Service Routines for Data Transfer	. 12
5	Flow Charts	. 18
6	Summary	. 19
7	References	. 20

All trademarks are the property of their respective owners.



List of Figures

Figure 1.	AC97Audio Frame	2
Figure 2.	System Block Diagram	3
Figure 3.	Transmit ISR1	8
Figure 4.	Receive ISR 1	9

1 Introduction

AC97 codec has been around in the market for quite some time, and it has found extensive use in the personal computer market. Until recently, many customers start to develop interests in using this codec with TI's DSP. This AC97 codec is designed to be controlled by a digital controller. With the inclusion of the McBSP in C5402, this opens the door for TI's DSP to control the codec. With the luxury of 6 channels of DMA within the DSP, this makes the data transfer of multi-elements from the codec to the internal memory of the DSP a much simpler task.

1.1 AC97 Frame Format

The AC-link architecture divides each audio frame into 12 outgoing and 12 incoming data streams, each with 20-bit sample resolution. The Sigmatel STAC9271 data streams, as per AC97 specification, are as follows:

- PCM playback has two output slots with a two-channel composite PCM output stream.
- PCM record has two input slots with a two-channel composite PCM input stream.
- Control has two output slots with a Control register write port.
- Status has two input slots with a Control register read port.
- Additional data streams are defined in the AC97 specification, but their functionality are not implemented in the Sigmatel STAC9721.

The AC97 audio frame is shown in Figure 1.



Figure 1. AC97Audio Frame

In reference to the connection in Figure 1, one AC97 audio frame will be transmitted and received at the rate of 48 KHz. This is achieved by programming the McBSP to receive individual word, and DMA to perform the transfer to the internal memory. Once a complete frame is received, the DMA will issue an interrupt to the DSP.

2 System Block Diagram

The system block diagram is shown in Figure 2. From this figure, you can see that the same oscillator drives both the DSP and Codec. However, the clock input to the C5402 is passed through two 1.8 V high-speed inverters. This is to provide a level shift from 3.3 V to 1.8 V. The purpose of level shifting is to handle the CLKIN bug of the Revision A C5402 silicon. It has been confirmed that Revision B silicon will have this bug fixed. Hence, the pair of inverters will not be required. In future Revision C silicon, there will be a CLKS pin multiplexed with either CLKR or CLKX of the DSP. This will also eliminate the need of level shifters, as DSP can be clocked using its internal oscillator while the codec continues to use external oscillator.



Figure 2. System Block Diagram

The command tag in the audio frame contains the information of the validity of the data slots. When the MSB is a 1, it indicates a valid audio frame. Otherwise, the whole frame can be discarded. The rest of the bits in the command tag will determine whether the particular data slot is valid. When DSP is writing to the codec, all invalid slots, plus the reserved slots, must be padded with zeroes. During initialization, the DSP must not write to the codec when it is not ready. This is determined by the status of the MSB in the command tag. We can see all these operations being taken care of in the following routines.

In addition to these basic transfer operations, two functions are included to facilitate the user to write and read form the registers of the codec. These functions are **_codec_write** and **_codec_read**. The user has to provide the register's address and data to be written or read before calling these functions. In the routine, it will assemble a suitable AC97 transmit frame and set an **UPDATE** flag to 1. This will signal the DMA interrupt ISR to perform the necessary operation. Refer to the flow charts and the program codes.

3 Initialization of McBSP and DMA

The McBSP has to be programmed to inter-operate with the DMA to transfer the audio frames. It is required by the codec to pad all unused slots with zeroes. In Figure 1, there are only 5 elements in the audio frame, hence we have to pad the seven unused slots with zeroes. In order to achieve this, the DMA is programmed as 6 elements per block, and each element is 32-bit. The McBSP will TX the previous value of XSR if the DXR is not reloaded. Hence, the unused frame will be padded with zeroes. The followings are the codes that setup the system.

```
; CPU CLOCK = CLKIN*4 = 98.3Mhz
; Tx and Rx Buffer. Note that there are 6 elements in each frame and each element
; is 32 bits.
; However, the McBSP will only shift in/out the number of bits as programmed.
; Phase 1 = 16 bits, Phase 2 = 20 bits
;
; Tx and Rx buffers are defined using .long directive. However, they must be placed
; into internal RAM in the Linker Command File
.sect "RX AC97"
.sect "TX AC97"
Command Frames for the initialization phase.
;
; Note:
    Element 1 's 16 LSB = CMD TAG
;
  Element 2 's 20 LSB = CMD Addr/Status Addr
  Element 3 's 20 LSB = CMD Data/Status Data
;
  Element 4 's 20 LSB = PCM Left
  Element 5 's 20 LSB = PCM Right
.sect"CMD BUFFER"
.long 0x0000E000, 0x0000000,0x0000000, 0x0000000, 0x0000000, 0x0000000
```

CODEC_INIT:

	RSBX	XF	;RESET CODEC
	STM	#100,AR2	;DELAY COUNTER
RES	SET1:		
	CALL	DELAY_CLOCK	; ADD DELAY TO ENSURE CODEC IS
	BANZ	RESET1,*AR2-	; PROPERLY RESET
	STM	#00000H,IMR	;MASK ALL INTERRUPTS
	STM	#OFFFFH,IFR	;CLEAR ALL PENDING INTERRUPTS
	STM	#00010H,TCR	;STOP TIMER
	STM	#99, PRD	;LOAD PERIOD REGISTER
	ST	<pre>#_INIT_CMDS-12,*(INIT_PTR)</pre>	;
	ST	<pre>#INIT_LENGTH,*(INIT_STATE)</pre>	;LOAD NUMBER OF REGISTERS TO INITIALIZE
	ST	#0,*(INIT_FLAG)	;CLEAR INIT_FLAG
	ST	<pre>#_rx_buf+6,*(RX_PTR)</pre>	;
	ST	<pre>#_tx_buf+6,*(TX_PTR)</pre>	;
	ST	#0,*(CODEC_READY)	;CLEAR CODEC READY FLAG
	STM	#0,DXR2_0	;CLEAR DRR
	STM	#0,DXR1_0	;CLEAR DXR
	ST	#0,*(UPDATE)	;RESET UPDATE FLAG (FOR _write_codec function)
	ST	#0,*(READ_FLAG)	;RESET DATA READ FLAG (FOR _ <i>read</i> _codec
	ST	#0,*(VALID_CMD_FRAME)	;
;*;	* * * * * * *	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
;	Init	tialize PLL to CLKIN x 4	
;*;	* * * * * * *	* * * * * * * * * * * * * * * * * * * *	***************************************
	STM	#0,CLKMD	;SET PLL TO DIV MODE
WA:	T_DIV_	_MODE:	;
	BITF	*(CLKMD),#1	;
	BC	WAIT_DIV_MODE,TC	;CHECK IF PLL IS IN DIV MODE
	STM	#37FFH,CLKMD	;SET MULTIPLIER FACTOR AND
			; SWITCH TO PLL MODE
WA	[T_PLL	_MODE :	
	BITF	*(CLKMD),#1	;WAIT FOR PLL TO ACQUIRE LOCK
	BC	WAIT_PLL_MODE,NTC	;

SPRA777

TEXAS INSTRUMENTS

MCBSP And SPG configuration ; TX=RX = Dual Phase, 1 bit delay Phase 1 = 1 16-bit word, Phase 2 = 5 20-bit words ; ; ; FRAME = 256 CLKG (output) FRAME WIDTH = 16 CLKG ; CLKG = cpu clk / 8 = clkin/2 = sclk of AC97=>12.228 Mhz ; ; NOTE: IF CLKS PIN IS AVAILABLE CLKG AND FSYNC WILL CALCULATE BASED ON IT. ;---- SERIAL PORT CONTROL REG 1 STM SPCR1_0, SPSA_0 STM#00000000000000B,MDATA_0 ; ;0~~~~~~~~~~~~ DLB LOOPBACK MODE DISABLED ;~00~~~~~~~~~~ RJUST RIGHT-JUSTIFY/ZERO-FILLED ;~~~00~~~~~~~~~ CONTINUOUS CLOCK MODE CLKSTP ;~~~~000~~~~~~~ RSVD ;~~~~~0~~~~~~ DXENA DX DELAY OFF ;~~~~~0~~~~~ ABIS A-BIS MODE DISABLED ;~~~~~00~~~~ RINTM _ ;~~~~~0~~~ RSYNCERR CLEAR SYNC ERROR ;~~~~0~~ RFULL RRDY SERIAL PORT IN RESET RRST-;---- SERIAL PORT CONTROL REG 2 SPCR2_0,SPSA_0 STM #00000000000000B,MDATA_0 STM ;000000~~~~~~~~ RESERVED ;~~~~0~~~~~~ FREE FREE RUN DISABLED ;~~~~~0~~~~~~ SOFT DISABLED ;~~~~0~~~~~ FRST-FRAME SYNC GENERATOR IN RESET ;~~~~~0~~~~~ CLOCK GENERATOR IN RESET GRST-;~~~~00~~~~ XINTM ;~~~~0~~~ XSYNCERR CLEAR SYNC ERROR ;~~~~~0~~ XEMPTY-;~~~~~0~ XRDY XRST-TRANSMITTER IN RESET

;	RX CONTR	OL REG 1		
	STM	RCR1_0,SPSA_0		
	STM	#00000000100000В,М	data_0	
		; 0~~~~~~~~~~	RESERVED	
		;~000000~~~~~~	RFRLEN1 1 W	NORD PER FRAME
		;~~~~010~~~~	RWDLEN1 16-	-BIT WORDS
		;~~~~00000	RESERVED	
;	RX CONTRO	OL REG 2		
	STM	RCR2_0,SPSA_0		
	STM	#1000010001100001B,M	data_0	
		;1~~~~~~	RPHASE DUA	AL PHASE FRAMES
		;~0000100~~~~~~	RFRLEN2 5 W	VORDS PER FRAME
		;~~~~011~~~~~	RWDLEN2 N/A	A
		;~~~~00~~~	RCOMPAND	NO COMPANDING
		;~~~~0~~	RFIG	RECEIVE FRAME IGNORE OFF
		;~~~~01	RDATDLY 1-E	BIT DELAY
;	TX CONTRO	OL REG 1		
	STM	XCR1_0,SPSA_0		
	STM	#00000000100000в,м	DATA_0	
		; 0~~~~~~~~~~	RESERVED	
		;~000000~~~~~~	XFRLEN1 1 W	NORD PER FRAMES
		;~~~~010~~~~	XWDLEN1 16-	-BIT WORDS
		;~~~~00000	RESERVED	
;	TX CONTRO	OL REG 2		
	STM	XCR2_0,SPSA_0		
	STM	#1000010001100001B,M	data_0	
		;1~~~~~	XPHASE DUA	AL PHASE
		;~0000100~~~~~~	XFRLEN2 5 W	NORDS PER FRAME
		;~~~~011~~~~~	XWDLEN2 20-	-BIT WORD
		;~~~~00~~~	XCOMPAND	NO COMPANDING
		;~~~~0~~	XFIG	TRANSMIT FRAME IGNORE OFF
		;~~~~01	XDATDLY 1-E	BIT DELAY
;	SAMPLE R	ATE GENERATOR REG 1		
	STM	SRGR1_0,SPSA_0		
	STM	#0000111100000111B,M	data_0	
		;00001111~~~~~~	FWID	FRAME SYNC IS 16 CYCLE WIDE
		;~~~~00000111	CLKGDV	CLOCK IS DIVIDED BY 8

;---- SAMPLE RATE GENERATOR REG 2 STM SRGR2_0,SPSA_0 STM #0011000011111111B,MDATA 0 GSYNC NO RE-SYNC CLKSP NORMAL CLOCK EDGE POLARITY ;~~1~~~~~~~~~ CLOCK FROM CPU SOURCE (NOR CLKS) CLKSM FSGM TX DUE TO SAMPLING RATE GENERATOR ;~~~~000011111111 FPER 256 CLKG CYCLE ;---- PIN CONTROL REGISTER PCR_0,SPSA_0 STM STM #000001000000000B,MDATA_0 ;00~~~~~~~~~~~ RESERVED XIOEN NO GENERAL PURPOSE I/O'S RIOEN NO GENERAL PURPOSE I/O'S FSX FROM INTERNAL SOURCE, FSX IS O/P FSXM ;~~~~1~~~~~~~ FSRM FSR FROM INTERNAL SOURCE, FSR IS O/P ;~~~~0~~~~~~~ CLKXM BCLKX FROM EXTERNAL SOURCE ;~~~~0~~~~~~ BCLKR FROM EXTERNAL SOURCE CLKRM ;~~~~~0~~~~~~ RESERVED ;~~~~~0~~~~~ CLKS_STAT ;~~~~~0~~~~ DX_STAT DR_STAT ;~~~~0~~~ FSX IS ACTIVE HIGH FSXP ;~~~~0~~ FSRP FSR IS ACTIVE HIGH ;~~~~~0~ CLKXP NORMAL BCLKX POLARITY NORMAL BCLKR POLARITY CLKRP DMA configuration ; ; ; Channel 2 for Tx , driven by tx sync (single word) event Channel 3 for Rx , driven by sync (single word) event ; TAG | CMD ADDR | CMD DATA | PCM LEFT | PCM RIGHT |... ; ;SET SOURCE ADDRESS TO DRR10 STMDMSRC2, DMSBAR STM#_ZERO_CMD, DMSBAN

;---

STM	DMDST2,DMSBAR	;SET DESTIN	ATION ADDRESS RECEIVED BUFFER
STM	#DXR2_0,DMSBAN	i	
STM	DMCTR2 ,DMSBAR	;NUMBER OF	ELEMENTS
STM	#6-1,DMSBAN	;6 ELEMENTS	OF 32 BITS EACH
STM	DMSFC2 ,DMSBAR		
STM	#001010000000000	B,DMSBAN	
	;0010~~~~~~~~	(DSYN)	MCBSP0 TX SYNC EVENT
	;~~~~1~~~~~~~~~	(DBLW)	DOUBLE-WORD MODE
	;~~~~000~~~~~~	RESERVED	
	;~~~~0000000	(FRAME COUNT)	SINGLE FRAME
STM	DMMCR2 DMSBAR		
STM	#0110000101000001	B . DMSBAN	
	;0~~~~~~~~~~~~	(AUTOINIT)	AUTOINITIALIZATION DISABLED
	;~1~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	(DINM)	DMA INTERRUPTS ENABLE
	;~~1~~~~~~~~~~	(IMOD)	INT AT COMPLETE BLOCK TRANSFER
	;~~~0~~~~~~~~~~	(CTMOD)	MULTI-FRAME MODE, DECREMENT
	;~~~~0~~~~~~~~~	RESERVED	
	;~~~~001~~~~~~	(SIND)	POST INCREMENTSOURCE ADDR
	;~~~~01~~~~~	(DMS)	SOURCE IN DATA SPACE
	;~~~~~0~~~~	RESERVED	
	;~~~~000~~	(DIND)	NO MODIFICATION TO DEST ADDRESS
	;~~~~01	(DMD)	DESTINATION IN DATA SPACE
CHANNE	L 3 -> RXO		
STM	DMSRC3, DMSBAR	;SET SOU	RCE ADDRESS TO DRR10
STM	#DRR2_0,DMSBAN	;>16BITS	, MUST READ DRR2_0 FIRST
STM	DMDST3,DMSBAR	;SET DES	TINATION ADDRESS RECEIVED BUFFER
STM	#_RX_BUF,DMSBAN	;	
STM	DMCTR3 ,DMSBAR	;NUMBER	OF ELEMENTS
STM	#6-1,DMSBAN	;6 ELEME	NTS OF 32 BITS EACH
STM	DMSFC3 ,DMSBAR		
STM	#000110000000000	B,DMSBAN	
	;0001~~~~~~~~	(DSYN)	MCBSP0 RX SYNC EVENT
	;~~~~1~~~~~~~~	(DBLW)	DOUBLE-WORD MODE
	;~~~~000~~~~~~	RESERVED	
	;~~~~0000000	(FRAME COUNT)	SINGLE FRAME



	STM	DMMCR3 ,DMSBAR		
	STM	#0110000001000101	B, DMSBAN	
		;0~~~~~~~~~~~	(AUTOINIT)	AUTOINITIALIZATION DISABLED
		;~1~~~~~~	(DINM)	DMA INTERRUPTS ENABLE
		;~~1~~~~~~~~~~	(IMOD)	INT AT COMPLETE BLOCK TRANSFER
		;~~~0~~~~~~~~~	(CTMOD)	MULTI-FRAME MODE, DECREMENT
		;~~~~0~~~~~~~~	RESERVED	
		;~~~~000~~~~~~	(SIND)	POST INCREMENTSOURCE ADDR
		;~~~~01~~~~~	(DMS)	SOURCE IN DATA SPACE
		;~~~~0~~~~0	RESERVED	
		;~~~~001~~	(DIND)	NO MODIFICATION TO DEST ADDRESS
		;~~~~01	(DMD)	DESTINATION IN DATA SPACE
;	ENABLE	DMA		
	STM	DMSRCP, DMSBAR	;SET SOUR	CE PROG PAGE TO 0
	STM	#0H,DMSBAN	;	
	STM	DMIDX0,DMSBAR	;SET ELEM	ENT ADDRESS INDEX TO +1
	STM	#0001H,DMSBAN	;	
; ENA	ABLE DMA	Α		
	STM	# 1000010001001100	OB ,DMPREC	
		;1~~~~~~~~~~~	(FREE)	DMA STOPS ON EMULATION STOP
		;~0~~~~~~~~~	RESERVED	
		;~~0~~~~~~~~~	(DPRC[5])	CHANNEL 5 LOW PRIORITY
		;~~~0~~~~~~~~~~	(DPRC[4])	CHANNEL 4 LOW PRIORITY
		;~~~~0~~~~~~~~~~	(DPRC[3])	CHANNEL 3 LOW PRIORITY
		;~~~~1~~~~~~~	(DPRC[2])	CHANNEL 2 HIGH PRIORITY
		;~~~~0~~~~~~	(DPRC[1])	CHANNEL 1 LOW PRIORITY
		;~~~~0~~~~~	(DPRC[0])	CHANNEL 0 LOW PRIORITY
		;~~~~01~~~~~	(INTOSEL)	SINT 7==> DMA CH 2 INT
		;~~~~0~~~~0	(DE[5])	CHANNEL 5 DISABLED
		;~~~~0~~~~	(DE[4])	CHANNEL 4 DISABLED
		;~~~~1~~~	(DE[3])	CHANNEL 3 ENABLED
		;~~~~1~~	(DE[2])	CHANNEL 2 ENABLED
		;~~~~~0~	(DE[1])	CHANNEL 1 DISABLED

CHANNEL 0 DISABLED

;~~~~~0 (DE[0])

TEXAS INSTRUMENTS

PULL THE RELEVANT DEVICES OUT OF RESET STM SPCR2_0,SPSA_0 ; LDM MDATA_0,A ; OR #0040H,A ; PULL SAMPLE RATE GENERATOR STLM A, MDATA_0 ;OUT OF RESET CALL DELAY_CLOCK ;WAIT FOR 2 BIT CLOCKS LDM MDATA_0,A ; ; PULL TX OUT OF RESET OR #0001H,A STLM A, MDATA_0 ;XRDY WILL TRANSIT FROM 0->1 CALL DELAY_CLOCK ;WAIT FOR 2 BIT CLOCKS STM SPCR1_0,SPSA_0 ; LDM MDATA_0,A ; #0001H,A OR ;PULL RX STLM A, MDATA 0 ;OUT OF RESET CALL DELAY CLOCK ;WAIT FOR 2 BIT CLOCKS ; ONCE THE SAMPLE RATE GENERATOR IS ENABLED, FYNC WILL BE GENERATED AFTER SOME ; DELAYS. MEANWHILE, AFTER THE CODEC IS PULL OUT OF RESET IT WILL GENERATE BITCLK ; TO DSP AFTER A SMALL DELAY. THEREFORE, BY ADJUSTING BETWEEN THESE TWO OPERATIONS, ; WE CAN ALIGN BOTH THE FSYNC AND BITCLK TO BE SYNCHRONIZED. A DELAY MAY BE ADDED ; IF NECESSARY STM SPCR2 0, SPSA 0 LDM MDATA_0,A ; #0080H,A OR ; PULL FRAME SYNC GENERATOR STLM A, MDATA 0 ;OUT OF RESET ;CALL DELAY_SYNC ;CALL A DELAY IF NECESSARY STM ;LOAD TDDR AND ENABLE TIMER #0029H,TCR STM ;UNMASKED DMA 2, 3 AND TINTO #0E08H,IMR RSBX INTM ;ENABLE GLOBAL INT SSBX XF ; PULL CODEC OUT OF RESET NOP

;RETURN TO CALLING PROGRAMMING

RET



4 Setting Up of Interrupt Service Routines for Data Transfer

Once the DMA and McBSP are properly initialized, interrupts will be generated by the DMA controllers every 1/48Khz interval. Hence, a suitable interrupt service routine has to be written to handle the initialization and data transfer between codec and DSP.

The ISR and some controlling routines are as follows:

; * * * * * * * * * * * * *	* * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	************
; DMA CHANN	EL 2 INT	: WHENEVER AN AC97 FI	RAME IS SENT
; * * * * * * * * * * * * *	* * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
DMA_CH2_INT	PSHM	AH	
	PSHM	AL	
	NOP		
	LD	*(CODEC_READY),A	;CHECK WETHER CODEC IS READY
	BC	READY1,ANEQ	; IF NOT READY, SEND ZERO DATA
			;AND RE-ENABLE THE DMA
	D 11		
CODEC NOT REA	DY STM	DMSRC2 DMSRAR	SET SOURCE ADDEESS TO DEE10
	STM	# ZERO CMD DMSBAN	VBET SCORCE ADDRESS TO DIRIT
	STM	MDST2 DMSBAR	SET DEST ADDR TO RECEIVED BUFFER
	STM	#DXR2 0.DMSBAN	;
	STM	DMCTR2 DMSBAR	, NUMBER OF ELEMENTS
	STM	#6-1.DMSBAN	6 ELEMENTS OF 32 BITS EACH
	ORM	#4.DMPREC	
	B	RET_TX	
;CODEC IS READ	Y		
READY1:	ST	#0,*(CODEC_READY)	;CLEAR CODEC READY FLAG
	LD	*(INIT_FLAG),A	; CHECK WHETHER INITIALIZATION
	BC	INIT_DONE, ANEQ	;IS COMPLETED.
	ADDM	#12,*(INIT_PTR)	; IF YES, PROCEED TO DATA TRANSFER
	LD	*(INIT_STATE),A	; PHASE
	SUB	#1,A	;
	STL	A,*(INIT_STATE)	;
	BC	INIT_DONE1,AEQ	;
	STM	DMSRC2, DMSBAR	;SET SOURCE ADDRESS TO DRR10
	MVDM	*(INIT_PTR),DMSBAN	
	В	INIT_DONE2	;
INIT_DONE1:	ST	<pre>#1,*(INIT_FLAG)</pre>	;

TEXAS INSTRUMENTS

; IF UPDATE OF THE CODEC'S REGISTER IS REQUIRED, IT IS THE RESPONSIBILITY OF THE ; MAIN PROGRAM TO FILL THE MEMORY LOCATION "NEW_CMD" AND CALL THE UPDATE ROUTINE ; " write_codec"

INIT_DONE:	LD	*(UPDATE),A	;CHECK IF UPDATE IS REQUIRED
	BC	NO_UPDATE , AEQ	;
	STM	DMSRC2, DMSBAR	;
	MVDM	*(NEW_CMD), DMSBAN	
	ST	#0,*(UPDATE)	
NO_UPDATE:	STM	DMSRC2, DMSBAR	; IF NO UPDATE IS REQUIRED, SET
	STM	#_tx_buf,DMSBAN	;SOURCE ADDR TO TX_BUFFER
INIT_DONE2:	STM	DMDST2,DMSBAR	;SET DEST ADR TO DXR2_0
	STM	#DXR2_0,DMSBAN	;
	STM	DMCTR2 ,DMSBAR	;
	STM	#6-1,DMSBAN	;6 ELEMENTS OF 32 BITS EACH
	ORM	#4,DMPREC	;ENABLE DMA CH2
RET_TX:	POPM	AL	
	POPM	AH	
	RETE		
;*******	* * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
; DMA CH	ANNEL 3 I	NT : WHENEVER AN AC97	FRAME IS RECEIVED
;*********	* * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
DMA_CH3_INT	:		
	PSHM	AH	
	PSHM	AL	
	PSHM	BH	
	PSHM	BL	
	PSHM	AR3	
	PSHM	AR2	
	STM	DMSRC3,DMSBAR	;Set Source Address To Drr10
	STM	#drr2_0,dmsban	;>16BITS, MUST READ DRR2 FIRST ;
	STM	DMDST3,DMSBAR	;SET DESTINATION ADDRESS RECEIVED BUFFER
	STM	#_rx_buf,DMSBAN	



	CTIM		
	SIM	DMCIRS , DMSBAR	NUMBER OF ELEMENIS
	SIM	#6-1,DMSBAN	76 ELEMENTS OF 32 BITS EACH
	ORM	#8.DMPREC	ENABLE DMA CH3
	0141		
	BITF	*(_rx_buf+1),#8000H	;CHECK IF CODEC IS READY
	BC	DMA_1,NTC	;DON'T UPDATE IF CODEC IS NOT READY
	ST	<pre>#1,*(CODEC_READY);</pre>	
DMA_99:			
	LD	*(INIT_FLAG),A	;
	BC	DMA_1,AEQ	;
;******	*******	* * * * * * * * * * * * * * * * * * * *	******
; CHECK	FOR AUTHE	NICATED COMMAND FRAME	
;WHEN A R	READ-BACK	OPERATION IS INITIATED	BY THE MAIN PROGRAM,
;IT IS IT	S RESPONS	BILITY TO INVOKE THE "	_read_codec" ROUTINE.
;NEXT, TH	IE RX ISR	WILL CHECK FOR READ-BAC	K COMMAND FRAME
;IF A VAI	ID COMMAN	D FRAME IS FOUND, IT WI	LL FLAG TO INDICATE IT
;THEN THE	C TIMER IN	TERRUPT WILL PERIODICAL	LY POLL FOR THE STATUS OF THE FLAG,
;WHEN THE PROGRAM.	TIMER IS	R FOUND A VALID COMMAND) FLAG, IT WILL SEND BACK THE TO THE ;MAIN
;******	* * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	***********
	BITF	*(_rx_buf+1),#6000H	; xxxxF800xxxx
	BC	NOT_CMD,NTC	;
	RSBX	SXM	
	NOP		
	STM	#_rx_buf+5,AR2	
	nop		
	LD	*AR2-,-4,A	; LOWER 12 BIT OF DATA
	LD	*AR2-,12,B	;
	OR	В,А	;
	STL	A,*(READ_DATA)	;EXTRACT DATA FROM FRAME
	NOP		;
	LD	*AR2-,-12,A	;
	LD	*AR2-,4,B	;
	OR	В,А	;
	STL	A,*(READ_ADDR)	;EXTRACT REGISTER ADDR
	ST	<pre>#1,*(VALID_CMD_FRAME)</pre>	;SET VALID COMMAND FLAG

TEXAS INSTRUMENTS

; TRANSFER DATA TO TX BUFFER

; IN THIS SETUP, INPUT FROM LINE-IN IS SENT BACK TO LINE-OUT.

;USER CAN OUTPUT HIS OWN DATA FROM ALGORITHM AT THIS SECTION

NOT_CMD:

MVDM	*(RX_PTR),AR2	;USER CAN OUTPUT HIS OWN PROCESSED
MVDM	*(TX_PTR),AR3	;DATA HERE
LD	*AR2+,A	;
STL	A,*AR3+	;
LD	*AR2+,A	;
AND	#OFFFOH,A	;
STL	A,*AR3+	;
LD	*AR2+,A	;
STL	A,*AR3+	;
LD	*AR2+,A	;
AND	#OFFFOH,A	;
STL	A,*AR3+	;

DMA_1:

POPM	AR2
POPM	AR3
POPM	BL
POPM	BH
POPM	AL
POPM	AH
RETE	

TIMER INTERRUPT TO CHECK STATUS OF THE READ BACK DATA : _TIMER_INT: PSHM AH PSHM AL PSHM ST1 RSBX SXM *(READ_FLAG),A ;CHECK WHETHER IF A READ HAS BEEN LDBC NO_READ, AEQ ;INITIATED BITF *(VALID_CMD_FRAME),#1 ;CHECK IF A VALID COMMAND FRAME HAS ;BEEN RECEIVED ? BC NO_READ,NTC

SPRA777

TEXAS INSTRUMENTS

	ST	<pre>#0,*(VALID_CMD_FRAME)</pre>	;IF YES, CLEAR STATUS
	ST	#0,*(READ_FLAG)	;
	ST	<pre>#1,*(DATA_READ_DONE)</pre>	; INFORM MAIN PROGRAM THAT REQUIRED
			; IS COMPLETE. THEY ARE STORED IN
NO_READ:			;*(READ_DATA) AND *(READ_ADDR)
	POPM	ST1	
	POPM	AL	
	POPM	АН	
	RETE		
;THE FOLLOWING	GONTRO	OL ROUTINES CAN BE CALLED F	3Y
;HOST PROGRAM/	APPLIC	ATION SOFTWARE	
;			
; * * * * * * * * * * * * *	*****	* * * * * * * * * * * * * * * * * * * *	************
; ROUTINE:	TO DIS	ABLE CODEC	
; * * * * * * * * * * * * *	*****	* * * * * * * * * * * * * * * * * * * *	*******
_mute_codec:	ST	#1,*(UPDATE)	
	ST	<pre>#_MUTE_CMD,*(NEW_CMD)</pre>	
	RE	Г	
; * * * * * * * * * * * * *	*****	* * * * * * * * * * * * * * * * * * * *	*****
; ROUTINE:	TO ENA	BLE CODEC	
; * * * * * * * * * * * * *	*****	* * * * * * * * * * * * * * * * * * * *	******
_enable_codec:	ST	#1,*(UPDATE)	
	ST	<pre>#_ENABLE_CMD, *(NEW_CMD)</pre>	
	RE	Г	
* * * * * * * * * * * * * *	* * * * * * *	* * * * * * * * * * * * * * * * * * * *	******
; FUNCTION: RE	AD FRO	M A PARTICULAR REGISTER OF	THE AC97 CODEC
;THE MAIN PROG	RAM HA	S TO SUPPLY THE 7-BIT ADDRE	ESS OF THE REGISTER
;TO BE READ TO) *(_RE	G_ADDR_READ) BEFORE CALL TH	HIS ROUTINE.
;THE ROUTINE W	ILL AS	SEMBLE A WRITE COMMAND FRAM	1E AND SET THE
;"UPDATE" FLAG	FOR T	HE TX ISR TO PERFORM THE WE	RITE
; * * * * * * * * * * * * *	*****	* * * * * * * * * * * * * * * * * * * *	*****
_read_codec:	ST	#1,*(READ_FLAG)	;
	LD	*(_REG_ADDR_READ),12,A	;
	STH	A,*(_NEW_CMD_FRAME+2)	;UPDATE REG ADDR IN CMD ADDR SLOT
	STL	A,*(_NEW_CMD_FRAME+3)	;
	ORM	#0008H,*(_NEW_CMD_FRAME+2)	;SET WRITE BIT IN COMMAND TAG

SUB A,A STH ;CLEAR PCM SLOTS TO ZERO A,*(_NEW_CMD_FRAME+4) A,*(_NEW_CMD_FRAME+5) ; STL ST#_NEW_CMD_FRAME,*(NEW_CMD) ;TRANSFER TO NEW_CMD BUFFER ST#0,*(VALID_CMD_FRAME) ;VALID COMMAND FLAG WILL BE SET ; BY RX ISR ONCE IT DETECTS A CMD ;FRAME #1,*(UPDATE) ST;SIGNAL TX_ISR TO WRITE TO CODEC RET ; FUNCTION: WRITE TO A PARTICULAR REGISTER OF THE AC97 CODEC ;MAIN PROGRAM HAS TO SUPPLY THE 7 BIT REGISTER ADDR TO BE WRITTEN TO ;AT *(_REG_ADDR_WRITE) AS WELL AS THE 16 BIT DATA TO *(_DATA_WRITE) ; BEFORE CALLING THIS ROUTINE. _write_codec: PSHM AH PSHM AL NOP ;ASSEMBLE A NEW CMD FRAME LD *(REG ADDR WRITE),12,A STH A,*(_NEW_CMD_FRAME+2) ; A,*(_NEW_CMD_FRAME+3) STL ; ANDM #0FFF7H,*(_NEW_CMD_FRAME+2) ; NOP *(_DATA_WRITE),4,A LD; STH A,*(_NEW_CMD_FRAME+4) ; A,*(_NEW_CMD_FRAME+5) STL ; NOP ST#_NEW_CMD_FRAME, *(NEW_CMD) #1,*(UPDATE) STNOP POPM AL POPM AH

RET



5 Flow Charts

As mentioned, the actual data transfer and re-initialization of the DMA will be carried out by the Tx and Rx Interrupt Service Routines (ISR). An interrupt is generated whenever the DMA completes a block transfer of 1 AC97 frame. Below are the flow charts of the two routines.



Figure 3. Transmit ISR



Figure 4. Receive ISR

Whenever a valid frame is received, the receive ISR will set the Codec_Ready flag. The flag status is in turn polled by a timer interrupt. Once the timer interrupt detects a change in the flag status, it will signal the host application that the content of the register has been read.

6 Summary

This application report has demonstrated the interface between TMS320C5402 and Sigmatel 9721 AC97 codec. Direct Memory Access (DMA) and Multichannel Serial Port (McBSP) are used to initialize and perform the data transfer to and from the codec.

The lack of a CLKS pin on the TMS320C5402 was overcome by applying a common clock source to both the DSP and the codec. With the reset of the codec controlled by the XF pin from DSP, we can control when to enable the codec and the Frame Sync from the codec. BitCLK will only be generated by the codec after some delay after it is pulled out of reset. There is also a delay for the FYSNC signal to be output from the SRG. Hence, this somehow will minimize the timing jitter between these two signals. On the other hand, if CLKS pin is available, this would not be an issue, as the FSYNC is derived from BitCLK through CLKS pin.



The routines presented here are C-callable and can easily be combined with any main programs that are written in C language. This setup was implemented on a customer product and was shown to be working. In addition, controlling routines are included here to facilitate the control of the codec from the DSP. These include enabling, disabling, reading and writing control information to the codec.

7 References

- 1. TMS320C54x DSP Enhanced Peripherals Reference Set (SPRU302).
- 2. Sigmatel STAC9721 Data Sheet.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated